

Date: March 9, 2004

I hereby certify that this paper is being deposited on this date with the U.S. Postal Service as first class mail addressed to the Commissioner for Patents, P.O. Box 1450,



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Alexandria, VA 22313-1450.

Patent Application

Applicant(s): W. Rhee et al.

Docket No.:

YOR920030258US1

Serial No.:

10/697,751

Filing Date:

October 30, 2003

Group:

2816

Examiner:

To Be Assigned

Title:

Voltage-Controlled Delay Circuit Using

Second-Order Phase Interpolation

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. §§1.56, 1.97 and 1.98, Applicants' attorney wishes to bring to the attention of the Patent and Trademark Office the following documents listed on the accompanying Form PTO-1449. A copy of each listed document is enclosed.

- 1. S. Lee et al., "A 5 Gb/s 0.25 µm CMOS Jitter-Tolerant Variable-Interval Oversampling Clock/Data Recovery Circuit," ISSCC, Session 15, Gigabit Communications, pp. 463-465, February 2002.
- 2. J. Savoj et al., "A 10-Gb/s CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector," IEEE Journal of Solid-State Circuits, Vol. 36, No. 5, pp. 761-767, May 2001.
- 3. W. Rhee, "A Low Power, Wide Linear-Range CMOS Voltage-Controlled Oscillator," Proc. of IEEE, pp. II-85-II-88, May 1998.

Attorney Docket No. <u>YOR920030258US1</u>



It is believed that there is no fee due in conjunction with the filing of this Information Disclosure Statement. In the event of non-payment or improper payment of a required fee, the Commissioner is authorized to charge or to credit International Business Machines Corporation Deposit Account No. 50-0510 as required to correct the error.

The filing of this Information Disclosure Statement shall not be construed as a representation that a search has been made, or as an admission that the information cited is considered to be material to patentability, or as a representation that no other material information exists.

Date: March 9, 2004

William E. Lewis

Respectfully submitted,

Reg. No. 39,274

Attorney for Applicant(s)
Ryan, Mason & Lewis, LLP


90 Forest Avenue

Locust Valley, NY 11560

(516) 759-2946

FORM PTO-1449 (MODIFIED)

LIST OF PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT



Applicant(s): W. Rhee et al.

Docket No.: YOR920030258US1

Serial No.: 10/697,751

Filing Date: October 30, 2003

Group: 2816

U.S. PATENT DOCUMENTS					
EXAMINEI INITIAL	R DOCUMENT NO.	DATE	NAME	CLASS/SUBCLASS	FILING DATE IF APPROPRIATE
		FC	PREIGN PATENT DOC	UMENTS	
EXAMINE					TRANSLATION -
INITIAL	DOCUMENT NO.	DATE	COUNTRY	CLASS/SUBCLASS	YES NO
			OTHER DOCUMEN	VTS	
EXAMINEI INITIAL		HOR. TITLE, DAT	E, PERTINENT PAGES, ETC.	·	
	Recovery Circuit," 2. J. Savoj et al., Detector," IEEE Jo	ISSCC, Sessournal of Soli	tion 15, Gigabit Communic CMOS Clock and Data Red d-State Circuits, Vol. 36, N	nt Variable-Interval Oversampl cations, pp. 463-465, February 2 ecovery Circuit with a Half-Rat No. 5, pp. 761-767, May 2001. Voltage-Controlled Oscillator,"	2002. e Linear Phase
				·	
Examiner				Date Considered	

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.